PVD buffer layers for LED fabrication

ABSTRACT

Fabrication of gallium nitride-based light devices with physical vapor deposition (PVD)-formed aluminum nitride buffer layers is described. Process conditions for a PVD AlN buffer layer are also described. Substrate pretreatments for a PVD aluminum nitride buffer layer are also described. In an example, a method of fabricating a buffer layer above a substrate involves pre-treating a surface of a substrate. The method also involves, subsequently, reactive sputtering an aluminum nitride (AlN) layer on the surface of the substrate from an aluminum-containing target housed in a physical vapor deposition (PVD) chamber with a nitrogen-based gas or plasma.

CROSS-REFERENCE TO RELATED APPLICATIONS

This application is a divisional of U.S. patent application Ser. No. 13/868,385, filed Apr. 23, 2013, which claims the benefit of U.S. Provisional Application No. 61/638,893, filed Apr. 26, 2012, the entire contents of which are hereby incorporated by reference herein.

BACKGROUND

1) Field

Embodiments of the present invention pertain to the field of group III-nitride materials and, in particular, to the fabrication of gallium nitride-based light emitting diodes (LEDs) with physical vapor deposition (PVD) formed aluminum nitride buffer layers.

2) Description of Related Art

Group III-V materials are playing an ever increasing role in the semiconductor and related, e.g. light-emitting diode (LED), industries. Often, group III-V materials are difficult to grow or deposit on foreign substrates (known as heteroepitaxy) without the formation of defects or cracks. For example, high quality surface preservation of select films, e.g. a gallium nitride film, is not straightforward in many applications using stacks of material layers fabricated sequentially. The inclusion of one or more buffer layers between a substrate and a device layer has been one approach. However, group III-V materials are often sensitive to process conditions and care must be taken to avoid such conditions at particular periods of the fabrication process. Avoiding interaction of a sensitive group III-V film with potential damaging conditions, however, is also not straightforward in many applications.

SUMMARY

Embodiments of the present invention are directed to the fabrication of gallium nitride-based light emitting diodes (LEDs) with physical vapor deposition (PVD) formed aluminum nitride buffer layers.

In an embodiment, a method of fabricating a buffer layer above a substrate involves pre-treating a surface of a substrate. The method also involves, subsequently, reactive sputtering an aluminum nitride (AlN) layer on the surface of the substrate from an aluminum-containing target housed in a physical vapor deposition (PVD) chamber with a nitrogen-based gas or plasma.

In an embodiment, a semiconductor apparatus includes a substrate and an aluminum nitride (AlN) buffer layer disposed above the substrate, the AlN buffer layer having an atomically smooth surface with a roughness less than approximately 1 nanometer root mean square and a crystalline orientation in the (002) direction with FWHM of the (002) peak less than approximately 200 arcsec.

In an embodiment, a method of fabricating a buffer layer above a substrate includes forming a pre-seeding layer on a surface of a substrate. The method also includes reactive sputtering an aluminum nitride (AlN) layer on the pre-seeding layer from an aluminum-containing target housed in a physical vapor deposition (PVD) chamber with a nitrogen-based gas or plasma.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a benchmark cluster tool schematic, a benchmark LED structure, and a benchmark time-to-deposition plot, in accordance with one or more embodiments of the present invention.

FIG. 2A illustrates a cluster tool schematic and a corresponding temperature versus time plot for LED structure fabrication, in accordance with an embodiment of the present invention.

FIG. 2B illustrates a light-emitting diode (LED) structure and a corresponding time-to-deposition plot, in accordance with an embodiment of the present invention.

FIGS. 3A-3C illustrate cross-sectional views of a process kit for a PVD chamber, in accordance with an embodiment of the present invention.

FIG. 3D illustrates a cross-sectional view of a power delivery source for a PVD chamber, in accordance with an embodiment of the present invention.

FIG. 4 is a schematic cross-sectional view of a MOCVD chamber suitable for the fabrication of group III-nitride materials, in accordance with an embodiment of the present invention.

FIG. 5 is a schematic cross-sectional view of a HVPE chamber suitable for the fabrication of group III-nitride materials, in accordance with an embodiment of the present invention.

DETAILED DESCRIPTION

The fabrication of gallium nitride-based light emitting diodes (LEDs) with physical vapor deposition (PVD) formed aluminum nitride buffer layers is described. In the following description, numerous specific details are set forth, such as process chamber configurations and material regimes, in order to provide a thorough understanding of embodiments of the present invention. It will be apparent to one skilled in the art that embodiments of the present invention may be practiced without these specific details. In other instances, well-known features, such as specific diode configurations, are not described in detail in order to not unnecessarily obscure embodiments of the present invention. Furthermore, it is to be understood that the various embodiments shown in the Figures are illustrative representations and are not necessarily drawn to scale. Additionally, other arrangements and configurations may not be explicitly disclosed in embodiments herein, but are still considered to be within the spirit and scope of the invention.

An LED method of fabrication can include the formation of a buffer layer of gallium nitride between a substrate and a device layer of un-doped and/or doped gallium nitride. In embodiments described herein, an aluminum nitride buffer layer is used in place of such a gallium nitride buffer layer, between the substrate and the device layer of un-doped and doped gallium nitride. The aluminum nitride layer may be formed by sputter deposition in a PVD process. This is in contrast to the fabrication of group III-nitride buffer layers which is typically performed in a metal-organic vapor deposition (MOCVD) chamber or a hydride vapor phase epitaxy (HVPE) chamber. The aluminum nitride layer may be formed by non-reactive sputtering from an aluminum nitride target housed in the PVD chamber or, alternatively, may be formed by reactive sputtering from an aluminum target housed in the PVD chamber and reacted with a nitrogen-based gas or plasma.

In accordance with one or more embodiments, process conditions for PVD AlN buffer layers for GaN-based devices are described herein. In accordance with one or more same or different embodiments, substrate pretreatments for PVD aluminum nitride buffer layers for gallium nitride based devices are also described herein.

One or more of the embodiments described herein may enable higher throughput in a multi-chamber fabrication tool used for LED fabrication. Also, by including a PVD-formed aluminum nitride layer instead of a gallium nitride buffer layer, the device layer of un-doped and doped gallium nitride may be thinned overall. In a particular example, the un-doped portion may be thinned or eliminated altogether. Furthermore, preliminary sputter cleaning of a receiving substrate, such as a sapphire substrate, may be performed in the same PVD deposition chamber as is used to deposit the aluminum nitride layer. Additionally, the overall thermal budget of LED fabrication may be reduced since the PVD aluminum nitride layer may be formed at temperatures below 300 degrees Celsius. By contrast, a typical gallium nitride buffer layer is formed between 500-600 degrees Celsius. One or more of the embodiments described herein may enable faster deposition rates, e.g. two times the growth rate, for materials such as un-doped and/or n-type doped gallium nitride. Faster rates may be achieved since, in some embodiments, the un-doped and/or n-type doped gallium nitride layers are formed on an aluminum nitride (AlN) buffer layer which may provide a better aligned crystal orientation and morphological relationship for growing un-doped and/or n-type doped gallium nitride layers thereon. One or more of the embodiments described herein may enable elimination of oxide removal operations since many of the described operations are performed in-situ in a cluster tool. One or more of the embodiments described herein may enable an improvement of gallium nitride crystalline quality by forming the gallium nitride on a PVD-formed aluminum nitride buffer layer.

Embodiments of the present invention may provide improvements over a benchmark system or methodology developed during studies of the presently described systems and methodologies. For example, FIG. 1 illustrates a benchmark cluster tool schematic, a benchmark LED structure, and a benchmark time-to-deposition plot, in accordance with one or more embodiments of the present invention.

Referring to FIG. 1, a benchmark cluster tool 100 includes an un-doped and/or n-type gallium nitride MOCVD reaction (MOCVD1: u-GaN/n-GaN), a multiple quantum well (MQW) MOCVD reaction chamber 104 (MOCVD2: MQW), and a p-type gallium nitride MOCVD reaction chamber 106 (MOCVD3: p-GaN). The benchmark cluster tool 100 may also include a load lock 108, a carrier cassette 110, and an optional additional un-doped and/or n-type gallium nitride MOCVD reaction chamber 112 for high volume applications, all of which are depicted in FIG. 1.

A benchmark LED structure 120 includes a stack of various material layers, many of which include III-V materials. For example, the benchmark LED structure 120 includes a silicon or sapphire substrate 122 (Substrate: sapphire, Si), a 20 nanometer thick buffer layer 124 (LT buffer), and an approximately 4 microns thick un-doped/n-type gallium nitride combination layer 126 (u-GaN/n-GaN). The buffer layer 124 may be a gallium nitride layer formed at relatively low processing temperatures. The buffer layer 124 and the un-doped/n-type gallium nitride combination layer 126 are formed in un-doped and/or n-type gallium nitride MOCVD reaction chamber 102 of benchmark cluster tool 100. The benchmark LED structure 120 also includes an MQW structure 128 with a thickness in the range of 30-500 nanometers. The MQW structure 128 is formed in MQW MOCVD reaction chamber 104 of benchmark cluster tool 100. The benchmark LED structure 120 also includes an approximately 20 nanometers thick p-type gallium aluminum nitride layer 130 (p-AlGaN) and a p-type gallium nitride layer 132 with a thickness in the range of 50-200 nanometers (p-GaN). The p-type gallium aluminum nitride layer 130 and the p-type gallium nitride layer 132 are formed in p-type gallium nitride MOCVD reaction chamber 106 of benchmark cluster tool 100.

A benchmark time-to-deposition plot 140 represents chamber usage in benchmark cluster tool 100. The formation of the MQW structure 128 in MQW MOCVD reaction chamber 104 has a growth time of approximately 2 hours. And, the formation of the p-type gallium aluminum nitride layer 130 and the p-type gallium nitride layer 132 in p-type gallium nitride MOCVD reaction chamber 106 has a growth time of approximately 1 hour. Meanwhile, the formation of the buffer layer 124 and the un-doped/n-type gallium nitride combination layer 126 in un-doped and/or n-type gallium nitride MOCVD reaction chamber 102 has a growth time of approximately 3.5 hours. An additional approximately 1 hour may be required for chamber cleaning of chamber 102. Thus, overall, the cycle time for fabricating benchmark LED structure 120 in benchmark cluster tool 100 is dictated by the cycle time of un-doped and/or n-type gallium nitride MOCVD reaction chamber 102, which is approximately 4.5 hours. It is to be understood that cleaning time may, but need not, include time for shut-down, plus clean time, plus recovery time. It is also to be understood that the above may represent an average since cleaning may not be performed between every chamber usage.

A benchmark timing sequence for LED material deposition specific to the formation of the buffer layer 124 and the un-doped/n-type gallium nitride combination layer 126 in un-doped and/or n-type gallium nitride MOCVD reaction chamber 102, as described in association with FIG. 1, is provided below. For example, the growth time of approximately 3.5 hours is broken into a 10 minute high temperature treatment of a sapphire substrate, a 5 minute low temperature formation of a buffer layer, a 10 minute buffer annealing operation, a 30 minute growth recovery operation, a 2 hour un-doped/n-type gallium nitride combination layer formation operation, and a 30 minute temperature ramp and stabilization operation (e.g., temp ramp 2-3° C./s).

In reference to the benchmark systems and methodologies described in association with FIG. 1, the benchmark approach may result in an unbalanced time flow for each functioning layer of the LED. For example, formation of the buffer layer 124 and the un-doped/n-type gallium nitride combination layer 126 in un-doped and/or n-type gallium nitride MOCVD reaction chamber 102 is 3.5 hrs, formation of the MQW structure 128 in MQW MOCVD reaction chamber 104 is 2 hours, and formation of the p-type gallium aluminum nitride layer 130 and the p-type gallium nitride layer 132 in p-type gallium nitride MOCVD reaction chamber 106 is 1 hour. Furthermore, as mentioned above, an additional approximately 1 hour of chamber cleaning (possibly including pump-down times) may be required between runs in un-doped and/or n-type gallium nitride MOCVD reaction chamber 102. Such additional chamber cleaning may be required to avoid substrate contamination. As such, the progressive growth of the structure 120 with three MOCVD chambers results in significant idle time for the MQW MOCVD reaction chamber 104 and the p-type gallium nitride MOCVD reaction chamber 106, reducing the overall throughput of the system 100.

In an aspect of the present invention, the throughput of a cluster system for fabricating LED structures may be improved by substituting one of or a portion of one of the above described MOCVD material growth capabilities or operations with a PVD sputtering deposition capability or operation. For example, FIG. 2A illustrates a cluster tool schematic and a corresponding temperature versus time plot for LED structure fabrication, in accordance with an embodiment of the present invention. FIG. 2B illustrates an LED structure and a corresponding time-to-deposition plot, in accordance with an embodiment of the present invention.

Referring to FIG. 2A, a cluster tool 200 includes a PVD aluminum nitride sputter chamber 202 (PVD AlN), an un-doped and/or n-type gallium nitride MOCVD reaction chamber 204 (MOCVD1: u-GaN/n-GaN), a multiple quantum well (MQW) MOCVD reaction chamber 206 (MOCVD2: MQW), and a p-type gallium nitride MOCVD reaction chamber 208 (MOCVD3: p-GaN). The cluster tool 200 may also include a load lock 210, a carrier cassette 212, and a transfer chamber 214, all of which are depicted in FIG. 2A.

Thus, in accordance with an embodiment of the present invention, a multi-chamber system includes a PVD chamber having a target of metallic or compound aluminum, and a chamber adapted to deposit un-doped and/or n-type gallium nitride, or both. In one embodiment, the target of the PVD chamber is composed of aluminum nitride. In such an embodiment, reactive sputtering need not be used since the target is composed of the same material desired for deposition. However, in an alternative embodiment, a target composed of aluminum is used, and aluminum nitride is reactively sputtered from the aluminum target by or in the presence of a nitrogen source. In one embodiment, the chamber adapted to deposit un-doped or n-type gallium nitride is a MOCVD chamber, as depicted in FIG. 2A. However, in an alternative embodiment, the chamber adapted to deposit un-doped or n-type gallium nitride is a hydride vapor phase epitaxy (HVPE) chamber. In one embodiment, the PVD chamber and the chamber adapted to deposit un-doped or n-type gallium nitride are included in a cluster tool arrangement, as depicted in FIG. 2A. However, in an alternative embodiment, the PVD chamber and the chamber adapted to deposit un-doped or n-type gallium nitride are included in an in-line tool arrangement. Deposition processes based on PVD, as described herein, may be performed at temperatures approximating standard room temperature, or may be performed at higher temperatures.

Referring to FIG. 2B, a LED structure 220 includes a stack of various material layers, many of which include III-V materials. For example, the LED structure 220 includes a silicon or sapphire substrate 222 (Substrate: sapphire, Si) and an aluminum nitride layer 224 (AlN) with a thickness approximately in the range of 10-200 nanometers. The aluminum nitride layer 224 is formed by sputter deposition in the PVD aluminum nitride sputter chamber 202 of cluster tool 200. The LED structure 220 also includes an approximately 4 microns thick un-doped/n-type gallium nitride combination or n-type gallium nitride-only layer 226 (n-GaN). The un-doped/n-type gallium nitride combination or n-type gallium nitride-only layer 226 is formed in un-doped and/or n-type gallium nitride MOCVD reaction chamber 204 of cluster tool 200. The LED structure 220 also includes an MQW structure 228 with a thickness in the range of 30-500 nanometers. The MQW structure 228 is formed in MQW MOCVD reaction chamber 206 of cluster tool 200. In one embodiment, the MQW structure 228 is composed of one or a plurality of field pairs of InGaN well/GaN barrier material layers. The LED structure 220 also includes an approximately 20 nanometers thick p-type gallium aluminum nitride layer 230 (p-AlGaN) and a p-type gallium nitride layer 232 with a thickness in the range of 50-200 nanometers (p-GaN). The p-type gallium aluminum nitride layer 230 and the p-type gallium nitride layer 232 are formed in p-type gallium nitride MOCVD reaction chamber 208 of cluster tool 200. It is to be understood that the above thicknesses or thickness ranges are exemplary embodiments, and that other suitable thicknesses or thickness ranges are also considered within the spirit and scope of embodiments of the present invention.

A time-to-deposition plot 240 represents chamber usage in cluster tool 200. The formation of the MQW structure 228 in MQW MOCVD reaction chamber 206 has a growth time of approximately 2 hours. The formation of the p-type gallium aluminum nitride layer 230 and the p-type gallium nitride layer 232 in p-type gallium nitride MOCVD reaction chamber 208 has a growth time of approximately 1 hour. And, in accordance with an embodiment of the present invention, the formation of the un-doped/n-type gallium nitride combination or n-type gallium nitride-only layer 226 in un-doped and/or n-type gallium nitride MOCVD reaction chamber 204 has a growth time of only approximately 2 hours. An additional approximately 1 hour may be required for chamber cleaning of chamber 204. It is to be understood, however, that cleaning time may include time for shut-down, plus clean time, plus recovery time. It is also to be understood that the above may represent an average since cleaning may not be performed between every chamber usage.

Thus, instead of forming a buffer layer, such as buffer layer 124 of FIG. 1, in the MOCVD chamber used to form gallium nitride layer 126, an aluminum nitride buffer layer 224 is instead included and is formed in another chamber, specifically in PVD aluminum nitride sputter chamber 202. Although the AlN growth may be for a duration of approximately 5 minutes, excluding pump time (from approximately 400 torr to approximately 10 torr), the formation in a chamber separate from MOCVD chamber 1 increases throughput of cluster tool 200. For example, overall, the cycle time for fabricating LED structure 220 in cluster tool 200 is once again dictated by the cycle time of un-doped and/or n-type gallium nitride MOCVD reaction chamber 204, which is reduced to approximately 3 hours versus the benchmark system of 4.5 hours. As such, the progressive growth of the structure 220 with one PVD chamber in addition to three MOCVD chambers results in much less idle time for the MQW MOCVD reaction chamber 206 and the p-type gallium nitride MOCVD reaction chamber 208, improving the overall throughput of the system 200. For example, in one embodiment, tool throughput is improved from approximately 5.3 runs per day to approximately 8 runs per day, demonstrating an approximately 50% throughput improvement.

Referring again to FIG. 2A, a representative temperature versus time plot 250 for LED structure fabrication in cluster tool 200 is provided. Region 252 of plot 250 is specific to the formation of un-doped/n-type gallium nitride combination or n-type gallium nitride-only layer 226 formed in un-doped and/or n-type gallium nitride MOCVD reaction chamber 204. In this region, only one temperature ramp (ramp down from approximately 1100 degrees Celsius to approximately 400 degrees Celsius) is needed. Such a single ramp event requirement is in stark contrast to the timing sequence for the formation of the buffer layer 124 and the un-doped/n-type gallium nitride combination layer 126 in un-doped and/or n-type gallium nitride MOCVD reaction chamber 102, as described above. In that case, the chamber starts at a high temperature for substrate treatment, ramps down in temperature for buffer layer fabrication, ramps back up in temperature for the gallium nitride deposition, and finally down again for stabilization. It is noted that in both cases, however, the region 254 and 256 of plot 250 specific to the formation of the MQW and the p-GaN, will be approximately the same. In an embodiment, referring to region 258 of plot 250, the temperature versus time plot for PVD-formed aluminum nitride could encompass either a high temperature (HT) or low temperature (LT) process, approximately in the range of 20-1200 degrees Celsius.

In addition to the throughput improvement for cluster tool 200, there may be additional benefits to a PVD chamber plus three MOCVD chamber tool arrangement. For example, cost savings may be achieved since less reaction gas may need to be delivered to the first MOCVD chamber. PVD chamber engineering and design may be simpler compared with configuration time and complexity for an MOCVD chamber dedicated to both a buffer layer and a device layer, as is chamber 102 of benchmark cluster tool 100. In the case that the above process enables a reduced thickness for the un-doped gallium nitride portion of device layer 226, simpler down-the-line etch-back processes may be performed. This may also enable the saving of material and operation cost while reducing cycle time. Also, by using an aluminum nitride buffer layer in place of a gallium nitride buffer layer, reduced defectivity in the active layers of a device, such as an LED device, may be achieved.

Thus, in accordance with an embodiment of the present invention, a multi-chamber system includes a PVD chamber having an aluminum nitride target, and a first MOCVD chamber to deposit un-doped or n-type gallium nitride. The multi-chamber system also includes a second MOCVD chamber to deposit a multiple quantum well (MQW) structure, and a third MOCVD chamber to deposit p-type aluminum gallium nitride or p-type gallium nitride, or both. In one embodiment, the PVD chamber having the aluminum nitride target is for non-reactive sputtering of aluminum nitride. In a specific such embodiment, the PVD chamber is for non-reactive sputtering of aluminum nitride at a low or slightly elevated temperature approximately in the range of 20-200 degrees Celsius. In another specific such embodiment, the PVD chamber is for non-reactive sputtering of aluminum nitride at a high temperature approximately in the range of 200-1200 degrees Celsius.

It may be the case that regardless of deposition temperature, a PVD deposited aluminum nitride layer suitable for inclusion in LED structure 220 may need to be, at some point, exposed to a high temperature approximately in the range of 400-1400 degrees Celsius, e.g., about 900 degrees Celsius, in order to achieve requisite material properties (e.g., appropriate defect density, crystal grain size, crystal orientation, etc.). In accordance with an embodiment of the present invention, a rapid thermal processing (RTP) process is performed on the PVD deposited aluminum nitride layer prior to fabrication of additional layers on the aluminum nitride layer. An RTP chamber may, then, in some way be associated with the above described fabrication process for LED structure 220. In one embodiment, a tool, such as a cluster tool or in-line tool including the PVD and three MOCVD chambers also includes a RTP chamber. In an alternative embodiment, however, an RTP process is performed in the PVD chamber. In another alternative embodiment, a laser annealing capability is associated with the above described fabrication process for LED structure 220.

In a first aspect, substrate pretreatments for PVD aluminum nitride buffer layers are described. Such a buffer layer may be included in, e.g., a GaN-based device. In an embodiment, details of substrate pretreatment processes that improve the AlN material properties, along with hardware useful for such substrate pretreatment, are described.

PVD AlN may be used as a buffer layer for GaN-based LEDs and power devices grown on foreign substrate, such as sapphire, silicon, etc. The PVD AlN buffer layer may be used to improve the material quality of the GaN layers grown on top of the buffer layer and, thus, may be included to improve the device performance and reliability. In a typical MOCVD growth of GaN on sapphire, a PVD AlN process may be used to eliminate operations such as, but not limited to, substrate pre-baking, low temperature MOCVD buffer formation, and certain temperature ramping operations. Additionally, processing time may be reduced by approximately 10-30%. For the growth of GaN above silicon, where an AlN layer may be necessary to protect the silicon substrate from gallium induced damage, a PVD AlN layer may save about 3 to 6 hours from a process otherwise based on epitaxial growth, particularly when also accounting for chamber cleaning time. Such process time reduction may greatly enhance system throughput. It is to be understood that the crystal quality of PVD AlN may directly impact the material quality of a GaN layer grown thereon. Accordingly, in an embodiment, as described in greater detail below, a PVD AlN layer is provided high crystal quality and enhanced process repeatability.

In an embodiment, pretreatment of a foreign substrate, e.g., sapphire, is performed to remove surface contamination and particles there from as well as to prepare its surface for the reception of Al and N atoms to form AlN crystalline layers in a highly organized crystalline structure. In one such embodiment, substrate pretreatment enables the deposition of AlN, e.g., by PVD, with a surface roughness of less than approximately 1 nanometer (root mean square, based on AFM and (002) XRD FWHM<50 arcsec). Additionally, high process repeatability from run to run, wafer to wafer and high uniformity within the wafer may also be achieved.

In an embodiment, a substrate pretreatment is performed in-situ within a PVD deposition chamber. In one such embodiment, a substrate is loaded into a chamber and a bias (voltage) is applied to a pedestal of the chamber to generate a plasma near the surface of the substrate. In a particular embodiment, the plasma generated contains one or more of nitrogen, Ar, hydrogen, or other gas radical and ions that may be used to remove substrate surface contamination and particles, and to modify the surface structure of the substrate to ensure a better crystal alignment between substrate and a deposited epitaxial film. In an embodiment, plasma density, bias and treatment time are adjusted to effectively clean the substrate surface but not damage the substrate surface (e.g., the bias applied ranges approximately from −5V to −1000V and treatment time ranges approximately from 1 second to 15 minutes). In an embodiment, a frequency of a corresponding power supply is approximately in the range of 100 kHz to 100 MHz. In an embodiment, a temperature of the pedestal during pretreatment ranges approximately from −50 C to 1000 C. In an embodiment, hardware used includes a chamber body, one or more power supplies, one or more targets, a magnetron, a pedestal, high temperature heaters, etc., examples of which are described in greater detail below.

In one such embodiment, using a combination of the above operations and processes for substrate pretreatment, high quality AlN deposition is performed repeatably from run to run, wafer to wafer and high uniformity within the wafer. In a specific embodiment, a high quality GaN with XRD (002) FWHM<200 arcsec and XRD (102) FWHM<300 arcsec is subsequently grown on top of the PVD AlN layer. In another specific embodiment, a high quality GaN with XRD (002) FWHM<100 arcsec and XRD (102) FWHM<150 arcsec is subsequently grown on top of the PVD AlN layer. In an embodiment, use of an above described substrate pretreatment reduces or eliminates variations in AlN and GaN crystal qualities often observed in conventionally prepared substrates.

In a second aspect, process conditions for forming a physical vapor deposition (PVD) aluminum nitride (AlN) buffer layer are described. Such a buffer layer may be included in, e.g., a GaN-based device. In an embodiment, a parametric process window is provided for the deposition of AlN with certain characteristic and properties.

Light emitting diode (LED) fabrication typically includes the formation of a low temperature buffer layer via metal organic chemical vapor deposition (MOCVD) on a substrate. Deposition of the buffer layer by MOCVD is typically followed by the formation of active device layers, e.g., un-doped, Si-doped n-type, MQW, and Mg-doped p-type GaN layers. Substrate pre-baking is normally performed at high temperatures (e.g., greater than approximately 1050 degrees Celsius). By contrast, deposition of the buffer layer is normally performed at low temperatures (e.g., approximately in the range of 500-600 degrees Celsius). The processes can account for approximately 10-30% of the total MOCVD process time. The MOCVD throughput may be enhanced by an ex-situ deposited buffer layer. Accordingly, in an embodiment, as described in greater detail below, an ex-situ deposited AlN buffer layer formed by PVD is described. In one embodiment, the PVD process is performed in a separate chamber.

In an embodiment, process conditions are provided for forming a substrate with an AlN buffer (template) suitable for use in GaN device fabrication. In one such embodiment, AlN buffer layers are formed to have an atomically smooth surface with a roughness less than approximately 1 nanometer (root mean square; as measured by atomic force microscope) and good crystalline orientation in the (002) direction (as verified by XRD diffraction (FWHM of (002) peak<200 arcsec). In a specific such embodiment, AlN film thicknesses are less than approximately 500 nanometers.

In an embodiment, an AlN buffer layer is formed by reactive sputtering from an aluminum-containing target housed in a PVD chamber and reacted with a nitrogen-based gas or plasma. In one such embodiment, an epitaxy-ready substrate is loaded into a PVD chamber, and a continuous AlN film is deposited thereon using an Al-containing target and a nitrogen-containing process gas. In another embodiment, however, prior to the deposition of AlN, a pre-seeding layer, which may be composed of Al, AlO_(x), SiN_(x), ZnO, ZnS, ZrN, TiN, etc. is deposited first to protect the substrate surface, enable depositing higher quality AlN and/or a fast deposition rate for the PVD AlN layer. In one particular embodiment, the pre-seeding layer is formed by sputtering a poisoned Al-containing target without nitrogen-containing gas at a reduced power, pressure, or gas flow, etc. Following deposition of the pre-seeding layer, in one embodiment, a continuous AlN film is deposited on the pre-seeding layer using an Al-containing target and a nitrogen-containing process gas.

In an embodiment, the choice of substrate includes, but is not limited to, sapphire, SiC, Si, diamond, LiAlO₂, ZnO, W, Cu, GaN, AlGaN, AlN, soda lime/high silica glass, substrates with matched lattice constant and thermal expansion coefficient, substrates compatible or engineered to the nitride material grown thereon, substrates thermally and chemically stable at a desired nitride growth temperature, and unpatterned or patterned substrates. In an embodiment, the choice of target includes, but is not limited to, an Al containing metal, alloy, compound, such as Al, AlN, AlGa, Al₂O₃, etc., and the target may be doped with group II/IV/VI elements to improve layer compatibility and device performance. In an embodiment, the sputtering process gas may include, but is not limited to, nitrogen containing gas, such as N₂, NH₃, NO₂, NO, etc. and an inert gas such as Ar, Ne, Kr, etc.

In accordance with an embodiment of the present invention, prior to depositing the AlN buffer layer, the substrate is pretreated thermally (e.g., rapid thermal processing (RTP), baked at elevated temperature, etc.), chemically (H₂O₂, H₂SO₄, HCl, HNO₃, HF, NH₄F, atomic H, etc.), and/or physically (e.g., pre-sputtering), etc. by in-situ and/or ex-situ approaches.

In an embodiment, a power supply of the PVD chamber cathode includes an RF power supply with a power approximately in the range of 0-20 kW and a frequency approximately in the range of 0-60 MHz. A DC supply power is also included with a power approximately in the range of 0-50 kW, a pulsed DC power supply with a power approximately in the range of −50 kW, a frequency approximately in the range of 1-100 KHz, and a duty cycle approximately in the range of 1-99%. In one such embodiment, a process starting sequence includes turning on the RF power supply first, turning on the DC power supply first, or turning on the RF and DC simultaneously. It is to be understood that initiation of the flow of a nitrogen-containing gas may be performed prior to, after, or at the same time power supply is turned on. In a further embodiment, a capacitor tuner is connected to the pedestal to adjust substrate float potential and change the ionized ratio, energy and mobility of reactants in the chamber, control deposited film stress, improve surface morphology and crystal quality, and increase deposition rate, etc.

In an embodiment, an electrostatic chuck is used to control wafer surface temperature and its uniformity. In an embodiment, deposition temperature ranges are approximately from 200-550 degrees Celsius, 550-1000 degrees Celsius, or 1000-1400 degrees Celsius. In an embodiment, deposition process ranges are approximately from 0.1-100 mTorr.

In accordance with an embodiment of the present invention, adjustments are made to sputtering power, substrate bias, gas flow, pressure, temperature, and the III/V ratio in the gas composition to render the reactant gas metal or N rich and promote vertical or lateral growth. In an embodiment, a deposition rate greater than approximately 0.1 A/s is achieved for the AlN buffer layer, the rate variable throughout the process. In an embodiment, the resulting thickness of the deposited AlN film ranges approximately from 1-1000 nm.

In an embodiment, process termination includes RF power supply off first, (pulsed) DC power supply off first, or RF and DC turned off simultaneously, with process gas turn off performed prior to, at the same time, or after the power supply is off to control surface morphology, stoichiometry and polarity. In an embodiment, a post process treatment involving a thermal treatment (e.g., RTP, laser annealing, high temperature bake, etc.) or chemical treatment (solution based, gas based, etc.), in-situ and ex-situ treatment, etc. is used. In an embodiment, dopants are added through target incorporation and/or gas line delivery to adjust the electrical, mechanical, and optical properties of the PVD AlN film, e.g., to render the film suitable for fabricating Group III-nitride devices thereon.

In an embodiment, the deposited PVD AlN film is in the form of a single layer, multiple layers, or multiple pairs of alternating layers with different composition or properties fabricated throughout the process conditions mentioned above. Overall, in an embodiment, the buffer layer formation process includes stress engineering to achieve a film with a targeted compressive or tensile stress (e.g., approximately in the range of −10 GPa-10 GPa). Furthermore, or alternatively, the process may be adjusted to deposit an AlN film with a density approximately in the range of 70%-100%.

In one such embodiment, using a combination of the above operations and processes, a PVD AlN film is deposited with a very smooth surface (e.g., 0.5 nanometers, RMS) and is a high material quality (FWHM of (002) peak˜50 arcsec) at a thickness of approximately 40 nanometers. In a specific embodiment, a high-quality GaN film (FWHM of (002)<200 arcsec and (102)<300 arcsec) is formed on the PVD AlN layer. In another embodiment, a high-quality GaN film (FWHM of (002)<100 arcsec and (102)<150 arcsec) is formed on the PVD AlN layer. In an embodiment, a need for low temperature MOCVD GaN/AlN buffer layer is thus eliminated. In an embodiment, a full LED stack deposited on such a template showed approximately 10-45% brightness improvement compared to same-structured LED without use of a PVD AlN layer.

Exemplary embodiments of tool platforms suitable for housing a PVD chamber along with three MOCVD chambers include an Opus™ AdvantEdge™ system or a Centura™ system, both commercially available from Applied Materials, Inc. of Santa Clara, Calif. Embodiments of the present invention further include an integrated metrology (IM) chamber as a component of the multi-chambered processing platform. The IM chamber may provide control signals to allow adaptive control of integrated deposition process, such as the multiple segmented sputter or epitaxial growth processes such as those described herein. The IM chamber may include a metrology apparatus suitable to measure various film properties, such as thickness, roughness, composition, and may further be capable of characterizing grating parameters such as critical dimensions (CD), sidewall angle (SWA), feature height (HT) under vacuum in an automated manner. Examples include, but are not limited to, optical techniques like reflectometry and scatterometry. In particularly advantageous embodiments, in-vacuo optical CD (OCD) techniques are employed where the attributes of a grating formed in a starting material are monitored as the sputter and/or epitaxial growth proceeds. In other embodiments, metrology operations are performed in a process chamber, e.g., in-situ in the process chamber, rather than in a separate IM chamber.

A multi-chambered processing platform, such as cluster tool 200 may further include an optional substrate aligner chamber, as well as load lock chambers holding cassettes, coupled to a transfer chamber including a robotic handler. In one embodiment of the present invention, adaptive control of the multi-chambered processing platform 200 is provided by a controller. The controller may be one of any form of general-purpose data processing system that can be used in an industrial setting for controlling the various subprocessors and subcontrollers. Generally, the controller includes a central processing unit (CPU) in communication with a memory and an input/output (I/O) circuitry, among other common components. As an example, the controller may perform or otherwise initiate one or more of the operations of any of the methods/processes described herein. Any computer program code that performs and/or initiates such operations may be embodied as a computer program product. Each computer program product described herein may be carried by a medium readable by a computer (e.g., a floppy disc, a compact disc, a DVD, a hard drive, a random access memory, etc.).

Suitable PVD chambers for the processes and tool configurations contemplated herein may include the Endura PVD system, commercially available from Applied Materials, Inc. of Santa Clara, Calif. The Endura PVD system provides superior electromigration resistance and surface morphology as well as low cost of ownership and high system reliability. PVD processes performed therein may be done so at requisite pressures and suitable target-to-wafer distance which creates directional flux of deposited species in the process cavity. Chambers compatible with in-line systems such as the ARISTO chamber, also commercially available from Applied Materials, Inc. of Santa Clara, Calif., provides automated loading and unloading capabilities, as well as a magnetic carrier transport system, permitting significantly reduced cycle times. The AKT-PiVot 55 KV PVD system, also commercially available from Applied Materials, Inc. of Santa Clara, Calif., has a vertical platform for sputtering deposition. The AKT-PiVot system's module architecture delivers significantly faster cycle time and enables a large variety of configurations to maximize production efficiency. Unlike traditional in-line systems, the AKT-PiVot's parallel processing capability eliminates bottlenecks caused by different process times for each film layer. The system's cluster-like arrangement also allows continuous operation during individual module maintenance. The included rotary cathode technology enables nearly 3× higher target utilization as compared with conventional systems. The PiVot system's deposition modules feature a pre-sputter unit that enables target conditioning using only one substrate, rather than up to 50 substrates that are needed with other systems to achieve the same results.

In an aspect of the present invention, designing a proper process kit may be important for RF chamber functionality in a PVD process chamber. As an example, FIGS. 3A-3C illustrate cross-sectional views of a process kit for a PVD chamber, in accordance with an embodiment of the present invention. FIG. 3D illustrates a cross-sectional view of a power delivery source for a PVD chamber, in accordance with an embodiment of the present invention.

Referring to FIGS. 3A-3C, a process kit 300 for a PVD chamber includes a first portion (FIG. 3A) with an upper adapter 302, a lower adapter 304, a lower shield 306, and a DTESC 308. The process kit 300 for the PVD chamber also includes a second portion (FIG. 3B) with a target 310, a dark space shield 312 and an Al spacer 314. The process kit 300 for the PVD chamber also includes a third portion (FIG. 3C) with a cover ring 316 and a deposition ring 318.

Referring to FIG. 3D, a power delivery source 350 for a PVD chamber includes an RF match 352 and an RF feed 354. A source distribution plate 356 (e.g., an aluminum source distribution plate) and a ground shield 358 (e.g., aluminum sheet metal) are also included, along with a metal housing 360 and a ring magnet 362. The power delivery source 350 also includes a DC filter box 364 and a DC feed 366. A top plate 368 and a distribution plate 370 are also included, along with an extension block 372, a shaft 374, and a target 376.

An example of an MOCVD deposition chamber which may be suitable for use as one or more of MOCVD chambers 204, 206, or 208, described above, is illustrated and described with respect to FIG. 4. FIG. 4 is a schematic cross-sectional view of an MOCVD chamber according to an embodiment of the invention.

The apparatus 4100 shown in FIG. 4 includes a chamber 4102, a gas delivery system 4125, a remote plasma source 4126, and a vacuum system 4112. The chamber 4102 includes a chamber body 4103 that encloses a processing volume 4108. A showerhead assembly 4104 is disposed at one end of the processing volume 4108, and a substrate carrier 4114 is disposed at the other end of the processing volume 4108. A lower dome 4119 is disposed at one end of a lower volume 4110, and the substrate carrier 4114 is disposed at the other end of the lower volume 4110. The substrate carrier 4114 is shown in process position, but may be moved to a lower position where, for example, the substrates 4140 may be loaded or unloaded. An exhaust ring 420 may be disposed around the periphery of the substrate carrier 4114 to help prevent deposition from occurring in the lower volume 4110 and also help direct exhaust gases from the chamber 4102 to exhaust ports 4109. The lower dome 4119 may be made of transparent material, such as high-purity quartz, to allow light to pass through for radiant heating of the substrates 4140. The radiant heating may be provided by a plurality of inner lamps 4121A and outer lamps 4121B disposed below the lower dome 4119, and reflectors 4166 may be used to help control chamber 4102 exposure to the radiant energy provided by inner and outer lamps 4121A, 4121B. Additional rings of lamps may also be used for finer temperature control of the substrate 4140.

The substrate carrier 4114 may include one or more recesses 4116 within which one or more substrates 4140 may be disposed during processing. The substrate carrier 4114 may carry six or more substrates 4140. In one embodiment, the substrate carrier 4114 carries eight substrates 4140. It is to be understood that more or less substrates 4140 may be carried on the substrate carrier 4114. Typical substrates 4140 may include sapphire, silicon carbide (SiC), silicon, or gallium nitride (GaN). It is to be understood that other types of substrates 4140, such as glass substrates 4140, may be processed. Substrate 4140 size may range from 50 mm-100 mm in diameter or larger. The substrate carrier 4114 size may range from 200 mm-750 mm. The substrate carrier 4114 may be formed from a variety of materials, including SiC or SiC-coated graphite. It is to be understood that substrates 4140 of other sizes may be processed within the chamber 4102 and according to the processes described herein. The showerhead assembly 4104 may allow for more uniform deposition across a greater number of substrates 4140 and/or larger substrates 4140 than in traditional MOCVD chambers, thereby increasing throughput and reducing processing cost per substrate 4140.

The substrate carrier 4114 may rotate about an axis during processing. In one embodiment, the substrate carrier 4114 may be rotated at about 2 RPM to about 100 RPM. In another embodiment, the substrate carrier 4114 may be rotated at about 30 RPM. Rotating the substrate carrier 4114 aids in providing uniform heating of the substrates 4140 and uniform exposure of the processing gases to each substrate 4140.

The plurality of inner and outer lamps 4121A, 4121B may be arranged in concentric circles or zones (not shown), and each lamp zone may be separately powered. In one embodiment, one or more temperature sensors, such as pyrometers (not shown), may be disposed within the showerhead assembly 4104 to measure substrate 4140 and substrate carrier 4114 temperatures, and the temperature data may be sent to a controller (not shown) which can adjust power to separate lamp zones to maintain a predetermined temperature profile across the substrate carrier 4114. In another embodiment, the power to separate lamp zones may be adjusted to compensate for precursor flow or precursor concentration non-uniformity. For example, if the precursor concentration is lower in a substrate carrier 4114 region near an outer lamp zone, the power to the outer lamp zone may be adjusted to help compensate for the precursor depletion in this region.

The inner and outer lamps 4121A, 4121B may heat the substrates 4140 to a temperature of about 400 degrees Celsius to about 1200 degrees Celsius. It is to be understood that the invention is not restricted to the use of arrays of inner and outer lamps 4121A, 4121B. Any suitable heating source may be utilized to ensure that the proper temperature is adequately applied to the chamber 4102 and substrates 4140 therein. For example, in another embodiment, the heating source may include resistive heating elements (not shown) which are in thermal contact with the substrate carrier 4114.

A gas delivery system 4125 may include multiple gas sources, or, depending on the process being run, some of the sources may be liquid sources rather than gases, in which case the gas delivery system may include a liquid injection system or other means (e.g., a bubbler) to vaporize the liquid. The vapor may then be mixed with a carrier gas prior to delivery to the chamber 4102. Different gases, such as precursor gases, carrier gases, purge gases, cleaning/etching gases or others may be supplied from the gas delivery system 4125 to separate supply lines 4131, 4132, and 4133 to the showerhead assembly 4104. The supply lines 4131, 4132, and 4133 may include shut-off valves and mass flow controllers or other types of controllers to monitor and regulate or shut off the flow of gas in each line.

A conduit 4129 may receive cleaning/etching gases from a remote plasma source 4126. The remote plasma source 4126 may receive gases from the gas delivery system 4125 via supply line 4124, and a valve 4130 may be disposed between the showerhead assembly 4104 and remote plasma source 4126. The valve 4130 may be opened to allow a cleaning and/or etching gas or plasma to flow into the showerhead assembly 4104 via supply line 4133 which may be adapted to function as a conduit for a plasma. In another embodiment, apparatus 4100 may not include remote plasma source 4126 and cleaning/etching gases may be delivered from gas delivery system 4125 for non-plasma cleaning and/or etching using alternate supply line configurations to shower head assembly 4104.

The remote plasma source 4126 may be a radio frequency or microwave plasma source adapted for chamber 4102 cleaning and/or substrate 4140 etching. Cleaning and/or etching gas may be supplied to the remote plasma source 4126 via supply line 4124 to produce plasma species which may be sent via conduit 4129 and supply line 4133 for dispersion through showerhead assembly 4104 into chamber 4102. Gases for a cleaning application may include fluorine, chlorine or other reactive elements.

In another embodiment, the gas delivery system 4125 and remote plasma source 4126 may be suitably adapted so that precursor gases may be supplied to the remote plasma source 4126 to produce plasma species which may be sent through showerhead assembly 4104 to deposit CVD layers, such as Group III-V films, for example, on substrates 4140. In general, a plasma, which is a state of matter, is created by the delivery of electrical energy or electromagnetic waves (e.g., radio frequency waves, microwaves) to a process gas (e.g., precursor gases) to cause it to at least partially breakdown to form plasma species, such as ions, electrons and neutral particles (e.g., radicals). In one example, a plasma is created in an internal region of the plasma source 4126 by the delivery electromagnetic energy at frequencies less than about 100 gigahertz (GHz). In another example, the plasma source 4126 is configured to deliver electromagnetic energy at a frequency between about 0.4 kilohertz (kHz) and about 200 megahertz (MHz), such as a frequency of about 162 megahertz (MHz), at a power level less than about 4 kilowatts (kW). It is believed that the formed plasma enhances the formation and activity of the precursor gas(es) so that the activated gases, which reach the surface of the substrate(s) during the deposition process can rapidly react to form a layer that has improved physical and electrical properties.

A purge gas (e.g., nitrogen) may be delivered into the chamber 4102 from the showerhead assembly 4104 and/or from inlet ports or tubes (not shown) disposed below the substrate carrier 4114 and near the bottom of the chamber body 4103. The purge gas enters the lower volume 4110 of the chamber 4102 and flows upwards past the substrate carrier 4114 and exhaust ring 420 and into multiple exhaust ports 4109 which are disposed around an annular exhaust channel 4105. An exhaust conduit 4106 connects the annular exhaust channel 4105 to a vacuum system 4112 which includes a vacuum pump (not shown). The chamber 4102 pressure may be controlled using a valve system 4107 which controls the rate at which the exhaust gases are drawn from the annular exhaust channel 4105.

An example of a HVPE deposition chamber which may be suitable for use as the HVPE chamber 204 of alternative embodiments of chamber 204 (or of alternative embodiments for other chambers), described above, is illustrated and described with respect to FIG. 5. FIG. 5 is a schematic cross-sectional view of a HVPE chamber 500 suitable for the fabrication of group III-nitride materials, in accordance with an embodiment of the present invention.

The apparatus 500 includes a chamber 502 enclosed by a lid 504. Processing gas from a first gas source 510 is delivered to the chamber 502 through a gas distribution showerhead 506. In one embodiment, the gas source 510 includes a nitrogen containing compound. In another embodiment, the gas source 510 includes ammonia. In one embodiment, an inert gas such as helium or diatomic nitrogen is introduced as well either through the gas distribution showerhead 506 or through the walls 508 of the chamber 502. An energy source 512 may be disposed between the gas source 510 and the gas distribution showerhead 506. In one embodiment, the energy source 512 includes a heater. The energy source 512 may break up the gas from the gas source 510, such as ammonia, so that the nitrogen from the nitrogen containing gas is more reactive.

To react with the gas from the first source 510, precursor material may be delivered from one or more second sources 518. The precursor may be delivered to the chamber 502 by flowing a reactive gas over and/or through the precursor in the precursor source 518. In one embodiment, the reactive gas includes a chlorine containing gas such as diatomic chlorine. The chlorine containing gas may react with the precursor source to form a chloride. In order to increase the effectiveness of the chlorine containing gas to react with the precursor, the chlorine containing gas may snake through the boat area in the chamber 532 and be heated with the resistive heater 520. By increasing the residence time that the chlorine containing gas is snaked through the chamber 532, the temperature of the chlorine containing gas may be controlled. By increasing the temperature of the chlorine containing gas, the chlorine may react with the precursor faster. In other words, the temperature is a catalyst to the reaction between the chlorine and the precursor.

In order to increase the reactivity of the precursor, the precursor may be heated by a resistive heater 520 within the second chamber 532 in a boat. The chloride reaction product may then be delivered to the chamber 502. The reactive chloride product first enters a tube 522 where it evenly distributes within the tube 522. The tube 522 is connected to another tube 524. The chloride reaction product enters the second tube 524 after it has been evenly distributed within the first tube 522. The chloride reaction product then enters into the chamber 502 where it mixes with the nitrogen containing gas to form a nitride layer on a substrate 516 that is disposed on a susceptor 514. In one embodiment, the susceptor 514 includes silicon carbide. The nitride layer may include n-type gallium nitride for example. The other reaction products, such as nitrogen and chlorine, are exhausted through an exhaust 526.

LEDs and related devices may be fabricated from layers of, e.g., group III-V films, especially group III-nitride films. Some embodiments of the present invention relate to forming gallium nitride (GaN) layers in a dedicated chamber of a fabrication tool, such as in a dedicated MOCVD chamber. In some embodiments of the present invention, GaN is a binary GaN film, but in other embodiments, GaN is a ternary film (e.g., InGaN, AlGaN) or is a quaternary film (e.g., InAlGaN). In at least some embodiments, the group III-nitride material layers are formed epitaxially. They may be formed directly on a substrate or on a buffers layer disposed on a substrate. Other contemplated embodiments include p-type doped gallium nitride layers deposited directly on PVD-formed buffer layers, e.g., PVD-formed aluminum nitride.

It is to be understood that embodiments of the present invention are not limited to formation of layers on the select substrates described above. Other embodiments may include the use of any suitable non-patterned or patterned single crystalline substrate upon which a high quality aluminum nitride layer may be sputter-deposited, e.g., in a non-reactive PVD approach. The substrate may be one such as, but not limited to, a sapphire (Al₂O₃) substrate, a silicon (Si) substrate, a silicon carbide (SiC) substrate, a silicon on diamond (SOD) substrate, a quartz (SiO₂) substrate, a glass substrate, a zinc oxide (ZnO) substrate, a magnesium oxide (MgO) substrate, and a lithium aluminum oxide (LiAlO₂) substrate. Any well know method, such as masking and etching may be utilized to form features, such as posts, from a planar substrate to create a patterned substrate. In a specific embodiment, however, a patterned sapphire substrate (PSS) is used with a (0001) orientation. Patterned sapphire substrates may be ideal for use in the manufacturing of LEDs because they increase the light extraction efficiency which is extremely useful in the fabrication of a new generation of solid state lighting devices. Substrate selection criteria may include lattice matching to mitigate defect formation and coefficient of thermal expansion (CTE) matching to mitigate thermal stresses.

As described above, the group III-nitride films can be doped. The group III-nitride films can be p-typed doped using any p-type dopant such as but not limited Mg, Be, Ca, Sr, or any Group I or Group II element have two valence electrons. The group III-nitride films can be p-type doped to a conductivity level of between 1×10¹⁶ to 1×10²⁰ atoms/cm³. The group III-nitride films can be n-typed doped using any n-type dopant such as but not limited silicon or oxygen, or any suitable Group IV or Group VI element. The group III-nitride films can be n-type doped to a conductivity level of between 1×10¹⁶ to 1×10²³ atoms/cm³.

It is to be understood that the above processes may be performed in a dedicated chamber within a cluster tool, or other tool with more than one chamber, e.g. an in-line tool arranged to have a dedicated chamber for fabricating layers of an LED. It is also to be understood that embodiments of the present invention need not be limited to the fabrication of LEDs. For example, in another embodiment, devices other than LED devices may be fabricated by approaches described herein, such as but not limited to field-effect transistor (FET) devices. In such embodiments, there may not be a need for a p-type material on top of a structure of layers. Instead, an n-type or un-doped material may be used in place of the p-type layer. It is also to be understood that multiple operations, such as various combinations of depositing and/or thermal annealing, may be performed in a single process chamber.

Thus, fabrication of PVD-formed aluminum nitride buffer layers has been disclosed. 

What is claimed is:
 1. A semiconductor device, comprising: a substrate, wherein the substrate is one selected from the group consisting of a diamond substrate, a LiAlO₂ substrate and a soda lime/high silica glass substrate; an aluminum nitride (AlN) buffer layer disposed above the substrate, the AlN buffer layer having an atomically smooth surface with a roughness less than approximately 1 nanometer root mean square and a crystalline orientation in the (002) direction with FWHM of the (002) peak less than approximately 50 arcsec; a pre-seeding layer disposed directly between the substrate and the AlN buffer layer, wherein the pre-seeding layer comprises ZnS; an un-doped gallium nitride (u-GaN) layer directly on the AlN buffer layer; and an n-type gallium nitride (n-GaN) layer directly on the u-GaN layer.
 2. The semiconductor device of claim 1, wherein the AlN buffer layer has a thickness less than approximately 500 nanometers.
 3. The semiconductor device of claim 1, further comprising: a gallium nitride (GaN)-based device disposed above the AlN buffer layer.
 4. A semiconductor device, comprising: a substrate, wherein the substrate is one selected from the group consisting of a diamond substrate, a LiAlO₂ substrate and a soda lime/high silica glass substrate; an aluminum nitride (AlN) buffer layer disposed above the substrate, the AlN buffer layer having an atomically smooth surface with a roughness less than approximately 1 nanometer root mean square and a crystalline orientation in the (002) direction with FWHM of the (002) peak less than approximately 50 arcsec, wherein the AlN buffer layer is doped with a Group II element, wherein the Group II element is selected from the group consisting of Ca and Sr; an un-doped gallium nitride (u-GaN) layer directly on the AlN buffer layer; and an n-type gallium nitride (n-GaN) layer directly on the u-GaN layer.
 5. The semiconductor device of claim 4, wherein the AN buffer layer has a thickness less than approximately 500 nanometers.
 6. The semiconductor device of claim 4, further comprising: a gallium nitride (GaN)-based device disposed above the AlN buffer layer.
 7. The semiconductor device of claim 4, further comprising: a pre-seeding layer disposed directly between the substrate and the AlN buffer layer.
 8. The semiconductor device of claim 7, wherein the pre-seeding layer comprises a layer selected from the group consisting of Al, AlOx, SiNx, ZnO, ZnS, ZrN and TiN.
 9. A semiconductor device, comprising: a substrate, wherein the substrate is one selected from the group consisting of a diamond substrate, a LiAlO₂ substrate and a soda lime/high silica glass substrate; an aluminum nitride (AlN) buffer layer disposed above the substrate, the AlN buffer layer having an atomically smooth surface with a roughness less than approximately 1 nanometer root mean square and a crystalline orientation in the (002) direction with FWHM of the (002) peak less than approximately 50 arcsec, wherein the AlN buffer layer is doped with silicon; a pre-seeding layer disposed directly between the substrate and the AlN buffer layer, wherein the pre-seeding layer comprises ZnS; an un-doped gallium nitride (u-GaN) layer directly on the AlN buffer layer; and an n-type gallium nitride (n-GaN) layer directly on the u-GaN layer.
 10. The semiconductor device of claim 9, wherein the AlN buffer layer has a thickness less than approximately 500 nanometers.
 11. The semiconductor device of claim 9, further comprising: a gallium nitride (GaN)-based device disposed above the AlN buffer layer. 